



# MS\_7641 VER.: 3.0

## CPU:

AMD AM3

## System Chipset:

AMD/ATI 760G/785G/880G

AMD/ATI RS710

## On Board Chipset:

FINTEK Super I/O -- F71869AD

LAN -- RLT8111E

HD Codec --ALC887/892

BIOS -- SPI ROM 8M

## Main Memory:

DDR III X 2 (Max 8GB)

## Expansion Slots:

PCI-E X1 X1

PCI-E X16 X1

PCI 2.2 Slot X1

## Clock Generator:


Controller--RTM-880N-793

## PWM:

UPI1601

Title	Page
Cover Sheet	1
Block Diagram	2
GPIO Configuration	3
Clock Distribution	4
Power Deliver Chart	5
UPI1601	6
Clock-Gen RTM-880N-793	7
AMD AM3 941	8, 9,10
First Logical DDRIII DIMM	11
AMD/ATI 760G/785G/880G	12,13, 14,15,16
AMD/ATI SB710	17,18, 19,20,21
PCI EXPRESS X16 & X 1 SLOT	22
PCI Slot 1 & PCI EXPRESS X 1 SLOT	23
USB connectors	24
VGA & HDMI & DVI CONN	25
LAN -- RLT8111E & RLT8105	26
Azalia Codec-ALC892	27
LPC-F71869AD / FDD / COM / LPT	28
FAN	29
VCC_DDR&VCC1_1 NB	30
ACPI by UPI	31
ATX/Front Panel/KB/EMI	32
BOM - Option Parts	33
POWER OK MAP	34
RESET MAP	35
History	36

# Project RS-740/760 BLOCK DIAGRAM




## SB700/750 GPIO Config


[illegible]


### PCI Config.


DEVICE	MCP1 INT Pin	REQ#/GNT#	IDSEL	CLOCK
PCI Slot 1	PCI_INTE# PCI_INTF# PCI_INTG# PCI_INTH#	PREQ#0 PGNT#0	AD21	PC1CLK0
PCI Slot 2	PCI_INTF# PCI_INTG# PCI_INTH# PCI_INTE#	PREQ#1 PGNT#1	AD22	PC1CLK1




Power Deliver Chart










- 1- PLACE ALL THE SERIES TERMINATION RESISTORS AS CLOSE AS U41 AS POSSIBLE
- 2- ROUTE ALL CPUCLK/#, NBSRCCLK/#, GPPCLK/# AS DIFFERENT PAIR RULE
- 3- PUT DECOUPLING CAPS CLOSE TO U41 POWER PIN



X\_NN-CMKT3904\_SOT363-6-RH




REF0/SEL_HTT66	HTT CLOCK
0	100.00 DIFFERENTIAL
1	66.66 SINGLE END






SEL\_DOC: latched input  
1 = DOC Input  
0 = SRC5











8 HT\_CADOUT\_H[15..0] >> HT\_CADOUT\_H[15..0]  
8 HT\_CADOUT\_L[15..0] >> HT\_CADOUT\_L[15..0]

8 HT\_CADIN\_H[15..0] >> HT\_CADIN\_H[15..0]  
8 HT\_CADIN\_L[15..0] >> HT\_CADIN\_L[15..0]

20 / 5 / 5 / 5 / 20

20 / 5 / 5 / 5 / 20



REF2

NB

X\_760G

REF3

NB

X\_785G


AMD-215-0674007-00-A01-RH

5 / 10


## Check U10 New Version : Port Number


RX780/RS740/RS780 difference table (HT LINK)

SIGNALS	RS740	RX780	RS780
HT_RXCALP	49.9R (GND)	1.21K	301R
HT_RXCALN	49.9R (VDDHT)		
HT_TXCALP	100R	1.21K	301R
HT_TXCALN			




<b>MSI</b> Link to the Future		
<b>MICRO-START INT'L CO.,LTD.</b>		
Title <b>13 760G&amp;785G&amp;880G-HT</b>		
Size	Document Number	Rev
Custm	<b>MS_7641</b>	<b>30</b>
Date:	Friday, April 08, 2011	Sheet 12 of 36






\* RS780 can be used as clock buffer to output two PCIE reference clocks  
By default, chip will configured as input mode, BIOS can program it to output mode.




```
Enables Side port memory
1. Disable (RS740/RS780)
0 : Enable (RS740/RS780)
RS780: pin HSYNC
RX780: Not Applicable
```




	RX780	RS740	RS780
DEBUG_OUT0	RED(DFT_GPIO0)	LVDS_DIGON	LVDS_DIGON
DEBUG_OUT1	GREEN(DFT_GPIO1)	LVDS_ENA_BL	LVDS_ENA_BL
DEBUG_OUT2	Y(DFT_GPIO2)	LVDS_BLON	LVDS_BLON
DEBUG_OUT3	BLUE(DFT_GPIO3)	TMDS_HPD	TMDS_HPD
DEBUG_OUT4	TXOUT_L2N(DBG_GPIO0)	X	AUX1N
DEBUG_OUT5	TXCLK_LP(DBG_GPIO1)	X	AUX1P
DEBUG_OUT6	TXOUT_L3N(DBG_GPIO2)	X	HPD
DEBUG_OUT7	TXCLK_LN(DBG_GPIO3)	X	AUX_CAL

	RX780	RS740/RS780
TRST	TEST_EN	TEST_EN
TMS(TP220)	PCIE_RST3(TP222)	DDC_DATA(TP223)
TDI	I2C_DATA	I2C_DATA
TKC	I2C_CLK	I2C_CLK
TDQ(TP218)	PWM_GPIO6(TP219)	TMDS_HPD(TP221)

```
Enables Side port memory
1. Disable (RS740/RS780)
0 : Enable (RS740/RS780)
RS780: pin HSYNC
RX780: Not Applicable
```



FOR RS780,R148,R162,C203 and C202 will be populated.



## RS740/RX780/RS780 STRAPS

Note: for RS780, change R232 to 150R as AUX\_CAL, place close to pin C8

14 RS740\_DFT\_GPIO1 >> R237 150R0402

14,25 VSYNC# >> R279 3KR0402  
R282 X 3KR0402  
14 RS740\_DFT\_GPIO5 >> R291 X 3KR0402

### RS740/RX780/RS780: SIDE-PORT MEMORY ENABLE

14 RS740\_DFT\_GPIO0 >> R307 X 3KR0402  
14,25 HSYNC# >> R278 X 3KR0402  
R274 3KR0402  
Have not side port memory,AMD suggest HSYNC pull up to VCC3

### RX780/RS780: STRAP\_DEBUG\_BUS\_PCIE\_ENABLE

### RS740/RX780/RS780: LOAD\_EEPROM\_STRAPS

Selects Loading of STRAPS from EEPROM  
1 : Bypass the loading of EEPROM straps and use Hardware Default Values  
0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected  
RS740: pin DFT\_GPIO1

RS780: pin SUS\_STAT#


### RS740/RX780/RS780: STRAP\_DEBUG\_BUS\_GPIO\_ENABLE

Enables the Test Debug Bus using GPIO and/or memory IO  
1 : Disable (RS740/RS780); Enable (RX780)  
0 : Enable (RS740/RS780); Disable(RX780)  
RS740: pin DFT\_GPIO5  
RS780: pin VSYNC

Enables Side port memory  
1. Disable (RS740/RS780)  
0 : Enable (RS740/RS780)  
RS740: pin DFT\_GPIO0  
RS780: pin HSYNC


Enables Test debug bus using PCIE bus  
1. Disable (can be enabled thru nbcfg register)  
0 : Enable  
RS780: configurable thru register setting only  
RS740: Not supported






### RS740/RX780/RS780 POWER DIFFERENCE TABLE


PIN NAME	RS740	RX780	RS780	PIN NAME	RS740	RX780	RS780
VDDHT	NC	+1.1V	+1.1V	IOPLLVD	+1.2V	NC	+1.1V
VDDHTRX	NC	+1.1V	+1.1V	AVDD	+3.3V	NC	+3.3V
VDDHTTX	+1.2V	+1.2V	+1.2V	AVDDI	+1.8V	NC	+1.8V
VDDA18PCIE	NC	+1.8V	+1.8V	AVDDQ	+1.8V	NC	+1.8V
VDD18	+1.8V	+1.8V	+1.8V	PLLVD	+1.2V	NC	+1.1V
VDD18_MEM	NC	NC	+1.8V	PLLVD18	+1.8V	NC	+1.8V
VDDPCIE	+1.2V	+1.1V	+1.1V	VDDA18PCIEPLL	+1.2V	+1.8V	+1.8V
VDDC	+1.2V	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V	+1.8V
VDD_MEM	+1.8V/1.5V	NC	+1.8V/1.5V	VDDLTP18	+1.8V	NC	+1.8V
VDD33	+3.3V	NC	+3.3V	VDDLTP18	+1.8V	NC	+1.8V
IOPLLVD18	+1.8V	NC	+1.8V	VDDLTP33	+3.3V	NC	NC




VDD18\_MEM  
RS780 without Side-Port/RX781/RS780C/RS780L/RS780MC:  
Connected to GND plane (preferred) or connected to 1.8V\_S0 power rail.












$P = 3.3 \times 3.3 / 510 = 0.02135W$










Cap have been unpopulate  
for meet power sequence





OC1\_SMI# SB\_SMI REG54 bit 20:16

Connected to battery monitor circuit  
for Low-Low Battery notification.




27 AZ\_SDATA\_IN0




SB1D







SB,SB710,A11,FCBGA-528pin




SB8X0 Pin USBCLK input ,or14M\_25M\_48M\_OSC output  
Function set output pin by BIOS.



front port length need under 6inch  
rear port length need under 18inch








## REQUIRED STRAPS

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTC\_CLK



	PCI_CLK2	PCI_CLK3	PCI_CLK4	PCI_CLK5	LPC_CLK0	LPC_CLK1	AZ_RST#	IMC_GPIO17	IMC_GPIO16
PULL HIGH	WATCHDOG TIMER ON NB_PWRGD ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	ENABLE PCI MEM BOOT	CLKGEN ENABLED	IMC ENABLED	ROM TYPE: H, H = Reserved H, L = SPI ROM <b>DEFAULT</b>	
PULL LOW	WATCHDOG TIMER ON NB_PWRGD DISABLED <b>DEFAULT</b>	IGNORE DEBUG STRAPS <b>DEFAULT</b>			DISABLE PCI MEM BOOT <b>DEFAULT</b>	CLKGEN DISABLED <b>DEFAULT</b>	IMC DISABLED <b>DEFAULT</b>	L, H = LPC ROM L, L = FWH ROM	


## DEBUG STRAPS

SB700 HAS 15K INTERNAL PU FOR PCI\_AD[30:23]


	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET <b>DEFAULT</b>	USE PCI PLL <b>DEFAULT</b>	USE ACPI BCLK <b>DEFAULT</b>	USE IDE PLL <b>DEFAULT</b>	USE DEFAULT PCIE STRAPS <b>DEFAULT</b>	RESERVED
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	

**PCI Express Slot x16/x1**


**PCI EXPRESS x16 Slot**



**PCI EXPRESS 1 Slot-1**



## Wake Up CTRL Circuit



**MICRO-START INT'L CO.,LTD.**


Title	<b>23 PCI EXPRESS X16 &amp; X 1 SLOT</b>
-------	--

Size	Document Number	Rev
Custom	<b>MS_7641</b>	<b>30</b>

Date: Tuesday, May 17, 2011 Sheet 22 of 36


17 AD[31..0] >> AD[31..0]  
17 PCI\_CBE#[3..0] >> PCI\_CBE#[3..0]

## PCI SLOT 1 (PCI VER: 2.2 COMPLY)




IDSEL = AD18  
MASTER = PCI\_REQ#0  
PCI\_GNT#0

## PCI SLOT DECOUPLING CAPACITORS




For EMI

## PCI PULL-UP / DOWN RESISTORS







## POWER CIRCUIT FOR USB PORT 4,5




## REAR PANEL USB CONNECTOR FOR USB PORT 4,5






## FRONT PANEL USB CONNECTOR FOR USB PORT 0,1



## REAR PANEL USB CONNECTOR FOR USB PORT 4,5












## FRONT PANEL USB CONNECTOR FOR USB PORT 6,7





# VGA CONN BLOCK










# Super I/O




## LPC SUPER I/O F71899ED



R611  
Ver LXA : stuff  
Ver LAA : don't stuff




## SERIAL PORT 1




Use 1uF and 0.1uF close to pins5.




## Thermal Resistor



## LED





## Chassis Intrusion





# FAN CONTROL








28 CPU-FANPWM >> CPU-FANPWM




## SYSFAN



just reserved system smart fan function only





## DDR VTT Power




## NB 1.1V POWER

VCC1\_1:RS780/RS760-1.1V RS740-1.2V




## DDR II 1.8V POWER




VCC\_DDR:  
H-MOS主料: D03-0903B4B-N03, AVL: D03-0480900-005  
L-MOS主料: D03-0603B2B-N03, AVL: D03-0480600-005

# ATX connector / Front Panel


## Intel Front Panel




## MSI Front Panel Connector




## PS2 KEYBOARD & MOUSE CONNECTOR



## EMI solution




## ATX Connector







## PCB




## BATTERY




## CPU RM




## Mounting Holes





## NB HEATSINK




## SB HEATSINK




## Optics Orientation Holes





## Simulation



EL-CAP USED BY CFG\_2331\_816GH.



 <b>MICRO-START INT'L CO.,LTD.</b>		
Title		
37 Manual parts for BOM		
Size	Document Number	Rev
Custom	MS_7641	30
Date:	Tuesday, May 17, 2011	Sheet 33 of 36



**MICRO-START INT'L CO.,LTD.**

Title

38 POS MAP

Size

Document Number

Rev

Custom

MS\_7641

30

Date:


Friday, April 08, 2011

Sheet


34

of

36



# PWROK MAP



MS-7641-0A

Base on 7623-4.1 change as follow:

remove MARVELL ,USB3.0 ,1394,2DIMM,OC switch  
change ps2 to ps2+usb port  
change lan connector to LAN+USB2.0 connector  
remove print port pin header FDD  
change vrm to 3 phase and add mosfet temperature detect circuit  
change 1394+USB connector to usb connector

MS-7641-30

Base on 7641.10 change as follow:

P6 change vrm intsil6323 to upI1601

P24 add usb2

P25 remove HDMI

P27 remove jcd1

P28 Change sio F71869ED to F71869AD

P32 change ps2+usb port to ps2

P25 CHANGE VGA DVI POWER SOURCE  
P8 ADD R245

P32 CHANGE USB2 NET NAME

P29 ADD EC37

P30 CHANGE 1\_2VREF NET NAME

P27 remove r812 r843

P24 remove EC56  
P6 REMOVE Q1 R18 R21 R1 C12 R4 LED1  
P14 REMOVE Q39 R224 R305

P25 REMOVE Q66 Q65


P28 ADD EXTRA\_GPIO3 EXTRA\_GPIO4

P25 ADD Q66 Q65  
P28 ADD R794 R795  
P30 ADD R118  
P17 CHANGE JBAT1 3PIN TO 2PIN

P31 REMOVE R244 R222 R38 R315

P31 ADD C283 C234 R18

P29 ADD R121

 <b>MICRO-START INT'L CO.,LTD.</b>		
Title		
40 Modify History		
Size	Document Number	Rev
Custom	MS_7641	30
Date:	Friday, April 08, 2011	Sheet 36 of 36